The open archive for STFC research publications

Full Record Details

Persistent URL http://purl.org/net/epubs/work/36788
Record Status Checked
Record Id 36788
Title HPC integer benchmarks : an indepth analysis of the performance sensitivity of legacy codes on current hardware platforms
Abstract This paper presents a performance analysis of an HPC Integer Benchmark comprising seven legacy codes (and 13 associated data sets) designed to test both integer and boolean performance. In presenting an overview of single processor performance, data is analysed from a variety of Itanium2, Opteron and EM64T Xeon processors (16 machines in total), plus the IBM power5-based p5-575, with a particular focus on the emerging dual-core systems from AMD and Intel. The subsequent performance analysis considers for each benchmark the impact of memory latency and memory bandwidth and dependency on both clock speed and cache. Defining a set of associated "RATE" benchmarks, we demonstrate clear pointers to the memory bandwidth issues on dual-core systems, and define a "workload" benchmark designed to fully reveal these effects when considering throughput workloads. Finally we present initial results from the MPI implementation of a number of the benchmark codes on a variety of parallel systems.
Organisation CCLRC , CSE , CSE-DisCo
Funding Information
Related Research Object(s):
Licence Information:
Language English (EN)
Type Details URI(s) Local file(s) Year
Report DL Technical Reports DL-TR-2006-004. 2006. DL-TR-2006-004.pdf 2006